Abstract-Rapid technology scaling along with the continuous increase in the operation frequency cause the crosstalk noise to become a major source of performance degradation in high-speed integrated circuits. This paper presents an efficient metric to estimate the capacitive crosstalk in nanometer high-speed very large scale integration circuits. In particular, we provide closed-form expressions for the peak amplitude, the pulsewidth, and the time-domain waveform of the crosstalk noise. Experimental results show that the maximum error of our noise predictions is less than 13%, while the average error is only 5.82%.
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I. INTRODUCTION
Shrinkage of the minimum feature size of the semiconductor devices to 130 nm and below and increase in the clock frequency to 3 GHz and above have caused crosstalk noise to become a serious problem in integrated circuits. More precisely, crosstalk noise has evolved as the key source of performance degradation and signal integrity problems in high-speed very large scale integration (VLSI) designs.
Various techniques have been proposed to evaluate the crosstalk noise in integrated circuits. The most accurate approach is to use a transistor-level circuit simulator. This approach is, however, computationally inefficient, and hence, is not applicable to large circuit structures. For example, our experiments show that simulating a small circuit structure consisting of a collection of ten coupled lossy transmission lines with HSPICE takes almost 3 min on a 1.5-GHz Intel Pentium IV-based computer system. Since interconnects are modeled as linear time-invariant systems, model reduction techniques [1] - [6] can be utilized to reduce the computational complexity. These model order-reduction techniques may be incorporated into the noise analysis and calculation programs to accurately determine the noise behavior of the circuit under study. For example, [7] enumerates different types of environmental noise sources that have a major impact on digital VLSI circuit performance. Next, it proposes a fast methodology using noise graphs to analyze the noise. The main shortcoming of this work is that it does not accurately model the on-chip interconnects. Reference [8] incorporates a model order-reduction technique to efficiently simulate the on-chip interconnects as distributed RC sections. However, it does not present any analytical expression for the crosstalk noise. Moreover, in spite of employing model reduction techniques, this approach cannot completely solve the problem of long computation times associated with this kind of noise analysis. In addition, neither [7] nor [8] provide any insight into the circuit designers as to how to modify the circuit structures in order to reduce or control the crosstalk noise.
It is desirable to use closed-form expressions, instead of simulation tools, to predict the noise effects in a circuit as long as their prediction accuracy is acceptable. This is especially true during the early stages of the design process when one does not afford simulating a large number of possible circuit structures and layout solutions. Consequently, a number of researchers have addressed the problem of obtaining simple, closed-form expressions for crosstalk noise in VLSI circuits. Vittal et al. in [9] provide bounds for the crosstalk noise using a lumped RC model. This work, however, ignores the interconnect resistance. Later, the same authors, in [10] , make use of geometric considerations to obtain expressions for the peak amplitude and the pulsewidth of the noise. Knowing the noise pulsewidth is important because, in general, the noise margin of a gate depends on both the noise peak amplitude and the noise pulsewidth. Their technique can handle arbitrary input signals. In [11] , Devgan proposes a clever technique for finding an upper bound on the crosstalk noise. The author himself mentions that his model exhibits a large error when the signals are fast and the rise and fall times are short. Unfortunately, this latter scenario occurs frequently when practical values of the interconnect parasitics and signal frequencies are used. We have observed that the percentage of the estimated error in such cases can be as much as 60%. In addition, [11] does not predict the noise pulsewidth.
Kuhlmann et al. in [12] and [14] propose an exact crosstalk noise-estimation method for a distributed RC(L) model of the VLSI interconnect. They employ a moment-matching technique and Devgan's metric to effectively reduce the Laplace transform of the coupled interconnect to a low-order rational function. More specifically, for a distributed RC interconnect, a high-order transfer function is first reduced to a third-order rational transfer function by using a combination of moment-matching technique and Devgan's metric. The poles of the reduced-order transfer function are then derived to examine the stability of the reduced system. If the reduced system is unstable, a second-order transfer function will be used instead. Authors demonstrate the accuracy of their proposed method by comparing its performance with that of HSPICE. The metric proposed in [12] and [14] is less intuitive in terms of the circuit interpretation, and requires two tree traversals (one for the aggressor net and the other one for the victim net), a diagonal matrix-vector multiplication for the dc component of the Taylor series expansion of the victim voltage in the Laplace-domain, two additional tree traversals per moment, and two diagonal matrix-vector multiplication for high moments of the victim and the aggressor voltages. The tree traversal and the multiplication are of the order of O(n) for n nodes. In addition, for every run of the circuit simulator on the system, roots of the reduced third-order model should be obtained for the stability check. This operation is also of the order of O(n). The number of tree traversals and matrix multiplications to generate the third-order model are six and 20 times more than those in the Devgan's metric, respectively [14] . The authors in [13] proposed a conventional lumped 2-p RC circuit for the victim net, while postulating that the slew rate at the coupling location is obtained by simple slew-rate calculation from the aggressor driver, which is not accurately correct for long parallel wires. The reason is that the slew-rate calculation for the aggressor net must account for the distributed nature of the coupling between the adjacent lines. Although a lumped 2-model can help us derive closed-form analytical models for the noise attributes, the results lead to large and unacceptable errors for long aggressor and victim nets. Using this model, the authors calculated the noise peak and pulsewidth, and defined the amplitude pulsewidth product. Several experiments in this paper have shown that the noise peak amplitude will have a more contribution to the circuit failure than the noise pulsewidth. Therefore, a new definition is needed to emphasize the bigger impact of the noise peak amplitude. Takahashi et al. in [15] proposes a 2-equivalent circuit to estimate crosstalk noise of partially coupled RC trees. This paper assumes the aggressor waveform to be an exponential function, which then yields a more accurate estimate than that case that either a step input or a saturated ramp input are assumed. Unfortunately, the proposed analytical model for the interconnect is a 2-RC network, which cannot capture the distributed nature of a long RC interconnect. This is the major shortcoming of the work by Takahashi et al. Ding et al. [16] have proposed a fast aggressor and tree reductions to estimate the crosstalk. Similar to [13] and [15] , [16] employs double-pole approach for the crosstalk noise estimation.
In this paper, a new crosstalk noise metric is proposed, which is capable of predicting the noise amplitude and the noise pulsewidth of an RC interconnect as well as an overdamped resistance-inductance-capacitance (RLC) interconnect very efficiently. This paper is based on the work originally proposed in [17] . Several experiments reveal that the proposed metric, on average, predicts the peak crosstalk noise with the same or higher level of accuracy compared to the second-order reduced model proposed in [14] . Unlike [14] , the proposed noise metric gives a rather simple analytical model of the crosstalk noise, which is efficient and sufficiently accurate to be effectively incorporated in state-of-the-art noise calculators. The proposed noise metric has a closed-form expression that clearly highlights the dependency of the noise on the aggressor and victim line circuit parameters as well as on the input signal rise/fall times. This paper is organized as follows. In Section II, the interconnect coupling phenomenon is reviewed and, through experimental results, it is shown that the inductive coupling on chip is negligible for local wiring clocked at a target frequency of 1 GHz. This result justifies the focus of this paper, which is on the capacitive crosstalk effect. After a brief description of Devgan's metric in Section II-A, we introduce our new noise metric in Section II-B. We next compare our metric with the analytical models proposed by Vittal [10] , Devgan [11] , and Kuhlmann [12] , [14] through a series of detailed simulation experiments. Finally, Section III provides the conclusion of this paper.
II. CAPACITIVE COUPLING
The electromagnetic coupling of a signal from one conductor to another, which is called crosstalk, can be induced through two coupling mechanisms: capacitive and inductive.
All signal conductors exhibit some interwire capacitances among themselves. When the conductors are placed sufficiently close to each other, the capacitance becomes large enough to couple significant energy from one conductor, called an aggressor or active line, to another conductor, called a victim or passive line. Because, with each new process technology, the thickness (height) of the wires is not scaled down as aggressively as the width of the wires, and because the wires are packed increasingly closer to each other, the ratio of the coupling capacitance to the total capacitance (includes area and fringe capacitances) increases, and therefore, the capacitive coupling noise increases. Fig. 1 depicts a highly simplified analysis (neglecting the resistive loss and the magnetic coupling of the interconnect lines) of the essential attributes of the crosstalk noise. In this figure, coupled noise on line 2 results from a transition on line 1. In this simplified circuit model, the crosstalk voltage is obtained from a capacitive voltage division relationship as follows:
VDDe 0t= u(t) where = r DS;12 (C c + C tot 2 ) where u(t) represents the unit-step function, and rDS;12 is the on resistance of the NMOS device of the victim line driver.
High-speed digital circuits often employ dynamic logic families (e.g., domino or true single-phase clocking) due to their higher switching speeds compared to the static logic family. Dynamic circuits are, however, more susceptible to crosstalk noise compared to the static logic because during some phase of the clock, the logic value is only stored on a floating capacitor. An induced noise that changes the logic value on this floating capacitor can cause the circuit to produce an incorrect result. Furthermore, as the circuit speed increases and the signal transient times decrease, the effects of on-chip crosstalk noise becomes more pronounced. Fig. 2 shows N neighboring wires.
High-frequency operation of VLSI circuits causes on-chip wires to exhibit transmission line effects and, hence, electrical and magnetic couplings start to take place between pairs of wires. These electric and magnetic couplings reshape the signal waveforms and may induce delay in the signals traveling through the lines, thus causing the circuit to possibly violate its timing constraints. Our goal is to develop a circuit model for the capacitive coupling between on-chip coupled interconnects and then use this model to derive a closed-form expression for the crosstalk noise. We start our analysis by reviewing Devgan's metric and its drawbacks in estimating the crosstalk noise in RC circuits. For a more comprehensive explanation of this metric, please refer to [11] .
A. Devgan's Metric for Crosstalk Noise Estimation
Consider two capacitively coupled RC networks as shown in Fig. 3 . The RC ladder network representing the aggressor net is driven by a flattened ramp voltage, whereas the RC ladder network representing the victim net is quiet. For this circuit, the node voltage vector at the victim net, V 2 
where t r is the rise-time of the input signal of the aggressor line driver. For simplicity, it is assumed that the rise and fall times are equal. Note that this result is valid only if the driving voltages of the interconnects are infinite ramps. This is a critical assumption that seriously and adversely affects the accuracy of capacitive crosstalk estimation. In practice, the actual driving voltages of the interconnects are saturated ramp inputs rather than infinite ramps. This means that the node voltages at the victim net reach their peak value approximately at t = t r . This peak value is obviously different from the steady-state value under the infinite ramp input, and the error between these two values can be quite large if the rise-time of the input is fast.
To better understand the shortcoming of this approach, consider two second-order RC circuits with two floating capacitances connecting the corresponding nodes of these two circuits as depicted in Fig. 4 . R s1 and Rs2 represent the resistances of the input source. In reality, they represent the on-resistances of line drivers. The output impedance of line drivers can be modeled as another RC section that is connected to the distributed RC interconnect. Consider typical values of these parasitics, i.e., assume that C1 = 60 fF, C2 = 120 fF, R2 = 50 ; R1 = 20 ; C c = 180 fF, R s1 = 100 ; R s2 = 150 , and t r = 0:1 ns.
From HSPICE simulation, the reported peak value of voltage V22 at the far-end of the victim line is 0.416 V. Devgan's metric for the two coupled RC sections yields the following:
Using (4), V 22;ss is 1.053 V. The estimated error is 153% verifying a well-known observation established by earlier published works that this metric can be inaccurate for deep sub-micron technologies [14] .
Because the input signal rise-time is small, the crosstalk waveform rolls down quickly, and consequently, the error becomes unacceptably large (cf. Fig. 5 ). Notice that for cases where the input signal risetime is large compared to the interconnect delays, Devgan's metric accurately predicts the peak value. Unfortunately, cases in which the estimations are accurate (i.e., the slow slew rates for the pulses), are not the most important ones from a circuit performance viewpoint. The reason is that the peak value of the crosstalk is inversely proportional to the input risetime. For slow slew waveforms, the crosstalk also has a small peak value, and therefore, it has little impact on the circuit delay and the timing failure rate. In the next section, we derive a new, more accurate noise metric, and compare our results with Devgan's results and with HSPICE simulations.
B. New Metric for Crosstalk Noise Estimation
Close examination of the HSPICE results shown in the input rise time. The actual peak value of the crosstalk occurs approximately at t = t r (or t f , the fall-time, whatever the case may be).
In fact, other works (e.g., [13] ) proved theoretically that the peak noise is at tr, under one-pole or two-pole approximation. For a flattened ramp input, it is easily seen that t r(f) sets a lower bound on the time instance at which the peak value of the crosstalk occurs. This is because, for an infinite ramp input, the voltage waveforms at the victim line nodes monotonically increase toward their steady state values as predicted by [11] . As the current drive capability of the line drivers decreases or as the driver sizes of the aggressor and victim lines become very different from one another, the peak value of the crosstalk may occur further away from t = t r(f) . In contrast, as will be demonstrated through a number of circuit simulations later in this section, our proposed metric produces an accurate noise peak value and noise pulsewidth for all possible scenarios with regard to the victim and aggressor line drivers.
To compute the noise peak value, we observe that the capacitive crosstalk noise at every node of the victim net is a rising exponential function during the time interval that the input signal of the aggressor line driver is rising. The actual peak value of the crosstalk noise at each node of the victim net is in fact the value of the corresponding rising exponential function at t = t r(f) . Recall that the steady-state value of this exponential function is determined by Devgan's metric. where diag(x) represents a diagonal matrix with all diagonal entries set to x. d is the time constant of the jth node voltage in the victim net, and V2;ss is the vector of steady state values of the crosstalk noise voltages at the victim nodes as calculated by Devgan's metric. Each node in the victim net sees two capacitances: a grounded area capacitance, C 2j , and a floating coupling capacitance, C cj . The time constant at each victim node is thus equal to the summation of individual time constants due to each of these two capacitances. Similar to the open-circuit time-constant method that is employed for estimating the bandwidth of high-frequency amplifiers [18] , the time-constant due to each capacitance is obtained by calculating the equivalent resistance seen across each capacitance with all the other capacitances open-circuited. Therefore, to accurately estimate the time constants due to capacitances C2j and Ccj , we first construct an equivalent circuit consisting of C 2j ; C cj , and the equivalent resistances seen across these two capacitances and replace all of the other capacitances with open circuit connections. This circuit model is shown in Fig. 6 . The characteristic polynomial of this second-order transfer function is 3 j (s) = R 1j;eq R 2j;eq C 2j C cj s 2 + [(R 1j;eq + R 2j;eq )C cj + R 2j;eq C 2j ]s + 1 (6) The time constant of this second-order circuit, which is roughly the inverse of the 3-dB bandwidth of its system transfer function, is equal to the coefficient of the first-order term, denoted by v . In fact, d must contain this coefficient as a part of its expression. Notice that the input voltage source must be a unit-step function for v to properly represent the time constant at the jth node of the victim net. This is obviously not the case for the distributed coupled RC circuits. The input voltage to the jth node of the aggressor experiences an RC delay due to the RC path from the input to the jth node of the aggressor as is shown in Fig. 7 . The RC delay cannot be computed using the Elmore delay formula because there is a signal path from the input node to each victim node V 2j through the floating capacitance C cj that connects this victim node to the corresponding aggressor node V1j . This RC delay also ought to be accounted for in the delay calculation of Fig. 7 . The overall RC delay is thus computed differently from the Elmore delay.
Furthermore, for RC circuits with orders greater than one, the initial slopes of the step and ramp responses are zero. This zero initial slope leads to an increase in the circuit delay. Fig. 8 indicates all these delay effects on the crosstalk noise waveform for a flattened ramp input as well as a step input. Consequently, the time constant of the jth node in the victim net consists of two additive terms v and a , with v [given by (6) ] represents the time constant of the jth node in the victim net under a unit-step input excitation, and a represents the propagation delay of the signal coming from other paths established by the floating capacitances C ck (k = 1; . . . ; j 01) as illustrated above. According to Fig. 7 , a includes the signal delays of all additional signal paths through the coupling capacitances C ck (k = 1; . . . ; j 0 1) toward the jth node in the victim net. The overall delay from the aggressor input source to the jth node in the victim net is d = 1 (R 1j;eq + R 2j;eq )C cj + R 2j;eq C 2j + a ; for j = 1; 2; . . . ; N (7) where a is a = R1j;eq(Ccj + C1j ) + j01 k=1
[R 1k;eq (C ck + C 1k ) + R 2k;eq (C 2k + C ck )];
for j = 1; 2; . . . ; N (8) and is a constant factor for the delay increase due to the nonzero, yet finite, input slope. Its value is in the range [1.00, 1.02]. Throughout our analysis, we use = 1.01. Combining (7) and (8) [R 1k;eq (C ck + C 1k ) + R 2k;eq (C 2k + C ck )] ; for j = 1; 2; . . . ; N: (9) The peak amplitude of the crosstalk is easily obtained from (5) with the expression for d given by (9) .
As a special case, we first concentrate on the circuit of Fig. 4 in which two second-order RC circuits are capacitively coupled. The peak voltage value of the node V22 is calculated using three different approaches: 1) HSPICE simulation; 2) Devgan's metric; and 3) our proposed analytical model. Applying (5) and (9) to the circuit of To verify the accuracy of our approach on multistage RC networks in comparison to other expressions proposed in [10] , [13] , and [14] , we perform a number of experiments on a two-line structure in a 130-nm CMOS technology. In state-of-the-art CMOS technologies the coupling capacitance accounts for approximately 70%-95% of the total node capacitances, which makes the coupling noise analysis even more important. In our implementation of the algorithm presented in [14] , the second-order reduced transfer function is utilized in order to avoid a potential stability problem. Table I are devoted to this particular configuration. The mean and maximum error values are reported in Table II . These tables testify to the higher accuracy of our approach compared to these other approaches. More precisely, our proposed analytical model results in an average estimation error of only 5.82%, which is better than the 6.81% average estimation error resulting from the method of [14] m when a second-order reduced transfer function is employed. Interestingly, the proposed noise metric exhibits a better accuracy compared to [14] , when the driver sizes of aggressor and victim lines are hugely different (i.e., the last five rows of Tables I and II) . We expect that the method proposed in [14] gives rise to a higher accuracy once the third-order reduced transfer function is used. However, this increased accuracy comes at the expense of higher computational complexity due to the stability evaluation of the reduced system. Notice that the metric proposed in [12] and [14] involves multiple tree-traversals, diagonal matrix-vector multiplications, each of which is of order O(n), where n is the number of segment points, in order to compute each moment of each victim net node. From these moments, the noise waveforms at all victim nodes are subsequently calculated by solving a linear system of equations. In contrast, our metric presents closed-form expressions for noise waveforms at all victim nodes (including the far-end termination) with a computational complexity of O(n). The approach proposed in [13] gives rise to a slightly better accuracy for short aggressor nets, as also demonstrated in Table I .
The runtimes of the proposed noise metric with that of [14] is compared in Table III . In Table III , the peak value of the far-end crosstalk in a pair of geometrically identical aggressor and victim lines in a 130-nm technology is obtained using both the proposed metric and [14] . The line length varies from 4 to 8 mm, and the supply voltage is 1.3 V. To accurately model the interconnect, every 2 m of each line segment is modeled with an RC ladder network. Fig. 9(a)-(c) shows the crosstalk voltage waveforms obtained by using HSPICE simulation for the last three experiments in Table I , where the aggressor and victim driver sizes are very different. As mentioned earlier in this section, it is assumed that the peak value of the crosstalk occurs approximately at t = t r(f) . As the current drive capability of the line drivers decreases, the peak value of the crosstalk may occur further way from t = t r(f) . As an example, Fig. 10 shows the HSPICE simulation result for the far-end crosstalk at the victim net along with the input waveform to the aggressor net. As seen in this figure, the time t max approximated by [15] is quite different from t r(f) . To examine the accuracy of the proposed metric for this case, Table I includes experiments where the source resistances Rs1 and Rs2 are large, and the neighboring lines are long. For instance, in one experiment given in Table I , where the line length is 4 mm, per-unit length parameters are c 1 = c 2 = 90 pF/m, r 1 = r 2 = 11 k/m, c c = 120 pF/m, and the source resistances are R s1 = 160 and R s2 = 160 . Our metric predicts the peak crosstalk value to be 0.232 V, which constitutes less than 5.94% estimation error compared to the HSPICE result. Notice that the error is kept below 5.94%, although the peak value does not occur at t r . It is easily proved that the proposed noise analytical model will result in accurate noise amplitude-pulse-width product. Therefore, we can state that our metric calculates the two important attributes of the capacitive crosstalk (i.e., the peak value and the noise pulsewidth) with a rather high accuracy. The proposed analytical model can be extended to any RC tree network. Shown in Fig. 11 is the circuit consisting of a tree network a single interconnect line as a victim net. Such interconnect topology is often encountered in an integrated circuit, where local clock distribution networks are placed in the neighborhood of other signal lines. The circuit is realized in 130-nm CMOS technology.
Our model is compared with [10] , [11] , and [14] . Table IV reports the results of these comparisons for a wide range of rise-times varying between 40 and 400 ps, different line lengths, and different driver sizes. Without loss of generality, we assume that l2 = 0:6l1. To accurately model the interconnect, we model every 20 m of each line segment with an RC ladder network, which results in sufficiently accurate HSPICE simulation forl 1 varying between 0.7 and 2 mm (cf . Table IV) . Table V shows the estimated error of each model as compared to HSPICE results. The susceptibility of logic gates to noise depends not only on the peak amplitude of the crosstalk noise but also on its duration. For example, digital circuits can often tolerate (and indeed filter out) spikelike crosstalk noise with a large peak amplitude and very small noise pulsewidth [10] . In static CMOS logic circuits, the peak amplitude of [10] , [13] , [14] AND OUR PROPOSED METRIC Fig. 13 . Maximum crosstalk noise versus input rise-time.
crosstalk does not result in loss of signal values. Instead, it tends to cause an increase in propagation delay along the victim line, which in turn may cause setup time violation in high-speed circuits. These observations motivate the need for determining the noise pulse-width and the time-domain noise waveform.
Given the equivalent time constants of the crosstalk noise, 2;SS , corresponding to the rising and falling transitions of the input signal to the aggressor line, and the peak amplitudes of the crosstalk waveform, the noise waveform is readily calculated. For the general case of unequal rise and fall times, the noise waveform at each clock cycle time of Tc is computed as follows:
where v v v 2r (t)u(t) and v v v 2f (t)u(t) are defined as follows: Notice that having the noise waveform gives us the maximum amount of information regarding the noise behavior including the peak amplitude of crosstalk noise and the noise pulsewidth. This information allows designers to find better solutions for noise avoidance. Fig. 12 compares (12) with HSPICE simulation for a pair of capacitively coupled nets. As one can see, our new metric accurately predicts not only the noise peak amplitude but also the noise pulsewidth. Indeed, the effective pulsewidth is estimated with a maximum error of only 5%. Our metric can easily be applied to the general case of having several parallel runs of on-chip interconnects (on the same metal layer or on different metal layers) by using the superposition principle [19] . Fig. 13 shows the change in crosstalk when the input rise time varies from 50 to 300 ps, while all of the geometrical parameters are fixed.
Comparing HSPICE results with our metric confirms that one achieves a high accuracy with our noise metric over a wide range of input rise-times. As expected, for long risetimes, Devgan's metric accurately predicts the peak amplitude of the noise. Vittal's metric exhibits higher fidelity compared to Devgan's, i.e., its estimation error remains roughly constant and does not present as large a dynamic range as Devgan's. Recall that, in [10] , the authors use geometric considerations to obtain an expression for the crosstalk noise. As a result, they do not account for effects of the nonideal delays on the crosstalk peak estimation. In contrast, our metric is based on the actual characteristics of capacitively coupled RC circuits that are derived from simulations. In summary, our metric is more accurate than those proposed in [10] and [11] .
C. Crosstalk Noise Estimation for the Saturating Exponential Input
The single-pole model proposed in Section II-B can easily be extended to predict the crosstalk noise when the input to the aggressor line is a saturating exponential signal as explained next. Consider Tables VI and VII demonstrate the accuracy of the proposed metric in calculating the peak amplitude of the coupling noise of two capacitively coupled interconnects in the presence of a saturated exponential signal at the input of the aggressor net. The noise estimation of the proposed metric is compared with the HSPICE simulation, and the techniques presented in [10] , [12] , and [14] . All comparisons are made using the device parameters for a 130-nm standard CMOS process. The coupled lengths of the adjacent interconnects are varied from 1.1 to 8 mm.
III. CONCLUSION
In this paper, we presented an efficient analysis technique for the capacitive crosstalk-noise calculation in subquarter micron VLSI interconnects. We derived closed-form expressions for the peak amplitude, the pulsewidth, and the time-domain waveform of crosstalk noise. Experimental results show that the maximum error is less than 13% and the average error is 5.82%.
On-Chip Embedding Mechanisms for Large Sets of Vectors for Delay Test
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Abstract-On-chip embedding of deterministic patterns is used for built-in test-pattern generation of large sets of vector pairs for path delay fault testing. A hardware efficient two-phase synthesis procedure is proposed to synthesize the test-pattern generator. Acceptable test-cycle requirements are met using a recent method, which reduces the test embedding problem to that of embedding the first vector in each pair. The approach is generalized to implement a hardware efficient on-chip pattern generator to test the embedded cores of a system on chip. The hardware overhead of the proposed method is reduced at a controllable increase on the number of test cycles.
Index Terms-Delay estimation, digital system testing, self testing, time measurement.
I. INTRODUCTION
The growing need for delay fault testing is a result of the advances in VLSI technology and the increase of design speed. With the everincreasing speed of integrated circuits, violations of the performance specifications are becoming a major factor affecting the product quality level. The need for testing timing defects is further expected to grow with the current design trend of moving toward deep submicron devices. Several delay fault models, such as the transition fault and the path delay fault model, have been proposed. Difficulties are related to both the test generation and the test application process [1] . This is especially true for the path delay fault model, which accommodates better distributed delay defects and coupling effects in deep-sub micron technology.
Delay defects can only be activated and observed by propagating signal transitions through the design. This requires application of vector pairs, which significantly affect the delay testability of designs. Sequential circuits are especially difficult to test unless they are enhanced with full scan chains. The test set is generated by considering the combinational core of the circuit. Experimental results on the large test vectors by the automatic test pattern generator (ATPG) in [3] show that the expected number of test cycles are in practice double to the number of test cycles required to embed only the first vectors in the pairs [2] . In particular, the values of d are 1 or 2 in almost all examined cases. The algorithms of [2] hold independent of the mechanism used to embed the first patterns in the pairs. Experimental comparisons show that the method in [2] outperforms the embedding time of several conventional approaches such as the one that uses an embedding mechanism of length W to generate the first patterns and a P 2 W ROM to store the P second patterns.
Other approaches have been proposed for embedding a set of test vector pairs. In [2] , it was observed that the built-in mechanisms of [7] - [9] could not generate all the vector pairs by [3] . In [10] , an approach was proposed that generates pairs of patterns assuming that the second vector is obtained by applying the first vector on the circuit. This approach was shown to guarantee good fault coverage for the transition fault model, but our experimentation has shown that it does not ensure high fault coverage for the path delay fault model. The simple LFSR-based approaches in [10] - [13] and the multiple input signature register (MISR)-based method of [19] are time prohibitive, since they may require 2 W test cycles. In [20] , the approach in [14] was refined so that shorter sequences from the MISR can be used, and this reduces significantly the test-application time. The method uses very time-consuming BDD-based manipulations that were limiting the approach to very small circuits. However, very recently, a SAT-based framework was proposed in [21] that significantly reduces the computational effort.
Although time efficient, the implementation of [2] is hardware demanding and this is due to the hardware overhead of the mapping logic. Reference [2] did not examine the synthesis of the mapping mechanism and, instead, proposed that the combinational mapping logic be implemented through a brute-force programmable logic array (PLA) synthesis [2] . The AND-plane 
